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ABSTRACT In this paper, we systematically evaluate dc/ac performances of sub-7-nm node fin field-effect
transistors (FinFETs) and nanosheet FETs (NSFETs) using fully calibrated 3-D TCAD. The stress effects
of all the devices were carefully considered in terms of carrier mobility and velocity averaged within
the active regions. For detailed AC analysis, the parasitic capacitances were extracted and decomposed
into several components using TCAD RF simulation platform. FinFETs improved the gate electrostatics
by decreasing fin widths to 5 nm, but the fin heights were unable to improve RC delay due to the
trade-off between on-state currents and gate capacitances. The NSFETs have better on-state currents than
do the FinFETs because of larger effective widths (Weff) under the same device area. Particularly p-type
NSFETs have larger compressive stress within the active regions affected by metal gate encircling all
around the channels, thus improving carrier mobility and velocity much. On the other hand, the NSFETs
have larger gate capacitances because larger Weff increase the gate-to-source/drain overlap and outer-
fringing capacitances. In spite of that, sub-7-nm node NSFETs attain better RC delay than sub-7-nm node
as well as 10-nm node FinFETs for standard and high performance applications, showing better chance
for scaling down to sub-7-nm node and beyond.
INDEX TERMS FinFET, NSFET, RC delay, stress effect, carrier mobility, parasitic capacitance, sub-7-nm
node, DC/AC, benchmark.
I. INTRODUCTION
Silicon fin field-effect transistors (FinFETs) have been
scaled down to 10-nm node by increasing fin height/width
aspect ratio, adopting self-aligned diffusion/gate con-
tacts, and removing dummy gate [1]. Several process
advancements such as the higher aspect ratio, air-gap
spacer, and lower resistive metals can also work as driv-
ing forces to scale down FinFETs [2]. However, it is highly
challenging to scale down the physical device size in the
following technology node while mitigating the short channel
effects (SCEs) [3].
Meanwhile, nanosheet field-effect transistors (NSFETs)
have been introduced by attaining superior gate electro-
statics and better current drivability under the same device
area [4], [5]. In addition, the NSFETs allow more degree
of freedom for circuit design because NS widths are eas-
ily tuned, different from the quantized fins for FinFETs [6].
For appropriate device design guideline, however, it is impor-
tant to evaluate DC/AC performances between FinFETs and
NSFETs in sub-7-nm node considering several technical dif-
ficulties such as source/drain (S/D) junction gradients, stress
effects, and middle-of-line (MOL) levels.
In this work, DC/AC performances of sub-7-nm node
FinFETs and NSFETs were investigated for low power (LP),
standard performance (SP), and high performance (HP)
applications based on fully-calibrated TCAD platform. The
performance metrics such as carrier mobility, velocity, and
parasitic capacitance (Cpara) components were also analyzed
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along with the stress effects to understand the physical origin
of the DC and AC performances.
II. DEVICE STRUCTURE AND SIMULATION
METHODOLOGY
Sub-7-nm node 2-fin FinFETs and 3-stacked NSFETs were
simulated using Sentaurus TCAD [7]. Drift-diffusion trans-
port equations, Poisson, and carrier continuity equations were
calculated self-consistently. Slotboom bandgap narrowing
model was included for all the Si and SiGe regions. Lombardi
model for remote phonon and Coulomb scatterings, inver-
sion and accumulation layer model for impurity, phonon, and
surface roughness scatterings, and thin-layer model for the
structural confinement of carriers were considered. Low-field
ballistic mobility model was adopted to include quasi-
ballistic effects. Shockley-Read-Hall, Auger, and Hurkx
band-to-band tunneling recombination models were used.
Stress-induced changes in band structure, effective mass, and
effective density-of-states were also considered by deforma-
tion potential theory with two-band k·p model for electrons
and six-band k·p model for holes.
Fig. 1 shows the schematic diagrams of 2-fin
FinFETs (left) and NSFETs (right) targeting sub-7-nm node.
The gate-last flow used in process simulation for FinFETs
(black only) and NSFETs (black and red) was written at the
right of Fig. 1a. Si/Si0.7Ge0.3 multi-layer deposition, inner-
spacer formation, and Si0.7Ge0.3 removal for metal gate were
also done as in [4]. The MOL was also considered for accu-
rate performance evaluation by including cobalt metal-lines
(M0) for gate, source, and drain contacts.
All the geometrical parameters are shown in Table 1.
Channel and punch-through stopping regions were doped
with boron (phosphorus) at 1015 and 2×1018 cm−3, respec-
tively, for n-type (p-type) devices. S/D regions for n-type
(p-type) were doped with phosphorus (boron) at 1020
(5×1020) cm−3. Doping concentrations, S/D junction gra-
dients, and physical parameters such as minimum low-field
mobility, ballistic coefficients, saturation velocity, and quan-
tum confinement of inversion charge were calibrated to the
10-nm node FinFETs [1], as shown in [8, Fig. 2]. Dielectric
constants of IL, HK, and low-k regions were fixed at
3.9, 22, and 5.0, respectively, and the operation voltage
(VDD) is equal to 0.7 V. Parasitic contact resistances are
fixed to 50  · µm for each S/D regions. To make the
device area (FP×CPP) of FinFETs and NSFETs equal, 2-fin
FinFETs are compared to 3-stacked NSFETs (Fig. 1).
Several regions of the device generated during the process
work as stressors for performance enhancement. Shallow
Trench Isolation (STI) and M0 have a 1 GPa of tensile
stress. TiN and work-function metal (WFM) have a 1 GPa of
compressive (tensile) stress for n-type (p-type) devices. S/D
regions have 2 % of C (50 % of Ge) for n-type (p-type)
devices, which induce the internal stress at the active regions.
For the detailed analysis, Cpara components of the devices
are extracted using TCAD RF simulation platform (Fig. 2),
modified from [9] and [10]. Gate terminal is node 1, drain
FIGURE 1. (a) Schematic diagrams of 2-fin FinFETs (left) and 3-stacked
NSFETs (right), and (b) their cross-sections at the middle of channels
specifying all the materials and geometrical parameters. The coordinate
systems in 3D and process flows of the FinFETs (black only) and the
NSFETs (black and red) are specified to the upper-right.
TABLE 1. Geometrical Parameters for Sub-7-nm Node FinFETs and NSFETs.
terminal is node 2, and source and substrate terminals
are grounded. Using the equivalent circuit of MOSFET
([11, Fig. 3]) in three different steps in Fig. 2 and Y parame-
ters at different frequencies from 0.5 to 40 GHz, all the Cpara
components can be extracted at off-state. The Cpara compo-
nents were junction capacitances (Cjs, Cjd) between S/D and
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FIGURE 2. Detailed methods for the extraction of parasitic capacitances
using TCAD RF simulation platform: junction capacitances (Cjs, Cjd ),
overlap capacitances (Cov,s, Cov,d ), contact capacitances (Cco,s, Cco,d ),
outer-fringing capacitances (Cof ,s, Cof ,d ), and total parasitic capacitances
(Cpara,s, Cpara,d ).
FIGURE 3. Extracted Cpara components of the sub-7-nm node NSFETs at
the drain-side. The extraction method is validated by showing constant
Cpara components as a function of frequency from 0.5 to 40 GHz.
substrate, overlap capacitances (Cov,s, Cov,d) between gate
metal and S/D overlaps, contact capacitances (Cco,s, Cco,d)
between M0 regions, and outer-fringing capacitances (Cof ,s,
Cof ,d) between gate metal and S/D extension as well as S/D
regions. It is validated that the Cpara components are con-
stant as a function of frequency, showing the fine extraction
(Fig. 3).
III. RESULTS AND DISCUSSION
Fig. 4 shows the DC/AC performances of the 2-fin FinFETs
having different Wfin and Hfin for SP applications (off-state
FIGURE 4. On-state currents (Ion), gate capacitances (Cgg), and RC delay
of the sub-7-nm node FinFETs having different Wfin and Hfin for SP
applications.
current (Ioff ) is equal to 0.1 nA). The RC delay is calculated
as CggVDD/Ion, where Cgg is gate capacitance and Ion is on-
state current at Vgs = Vds = VDD. N-type FinFETs show
better DC/AC performances than p-type ones because the
10-nm node p-type FinFETs used for calibration have worse
SCEs [1]. Both p- and n-type FinFETs with the Wfin of
5 nm have better Ion due to the reduction of SCEs. Usually,
although higher Hfin have larger Cgg at on-state due to the
increased inversion capacitance (Cinv), much improved Ion
decreased the RC delay [10]. However, the sub-7-nm node
FinFETs have almost similar RC delay for all different Hfin
because larger Cgg increase offsets the DC performance
(Ion) improvement. In other words, it does not bring any
improvements in RC delay of the sub-7-nm node FinFETs
by structural refinements of fins. It is essential to satisfy the
Wfin of 5 nm or below for scaling the devices further, but
it increases the process complexity [12].
Fig. 5 shows the transfer characteristics and capacitances
of the sub-7-nm node FinFETs (Wfin of 5 nm, Hfin of 48 nm)
and NSFETs. The Ioff is fixed to 1 nA for HP applications.
The subthreshold swing (SS) and the drain-induced barrier
lowering (DIBL) are almost the same between FinFETs and
NSFETs, but the drain currents (Ids) of the NSFETs near on-
state are much greater than those of the FinFETs. However,
the NSFETs have worse capacitance characteristics by show-
ing larger Cpara near off-state (Fig. 5b). P-type devices have
larger Cpara than do n-type devices because boron diffuses
into the channel deeper than does phosphorus [3], [13].
Fig. 6 compares the Ion values of the sub-7-nm node
FinFETs and NSFETs for all three applications (LP (Ioff =
10 pA), SP, HP). The 10-nm node FinFETs (star symbols)
are also included for comparison. It is clear that the sub-7-nm
node FinFETs do not improve or even maintain the Ion of the
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FIGURE 5. (a) Transfer characteristics and (b) capacitances of the
sub-7-nm node FinFETs (dotted lines) and NSFETs (solid lines).
FIGURE 6. Ion values of the sub-7-nm node FinFETs and NSFETs
with (solid) and without (shaded) stress effects for all three different
applications. Star symbols represent the 10-nm node FinFETs with stress
effects.
10-nm node FinFETs. DC performance of the FinFETs can
be improved by increasing Hfin over 48 nm, but higher Cgg
would cancel out the Ion improvement (Fig. 4). On the other
hand, the sub-7-nm node NSFETs can improve the Ion for SP
and HP applications because they have wider effective width
(Weff) inducing larger Ids drivability under the same device
area [5]; the Weff for the NSFETs and the FinFETs are 282
FIGURE 7. Carrier mobility and velocity of the sub-7-nm node FinFETs and
NSFETs with and without stress effects.
TABLE 2. Stress Values of Sub-7-nm Node FinFETs and NSFETs.
and 202 nm, respectively. The Ion values of the NSFETs
for LP applications, however, are smaller than those of the
10-nm node FinFETs due to their degraded SCEs by S/D
dopants diffusing into the channel.
Stress effects of the FinFETs and the NSFETs are also
investigated by comparing between fully-stressed and fully-
relaxed structures (Fig. 6). In HP application, for instance,
both p- and n-type NSFETs have greater Ion than do FinFETs
by 29 and 17 %, respectively. P-type devices have larger
DC performance improvements by the stress than do n-type
devices. Among all the devices, p-type NSFETs degrade
the Ion most by 47 % for HP applications, whereas n-type
NSFETs have the smallest Ion change of 8 % with and
without stress.
These Ion changes can be clearly explained by the carrier
mobility and velocity at on-state (Fig. 7). The NS channels
have wide (100) surfaces but the fins have (110) sidewalls
mostly. (100) electron and (110) hole mobility are larger
than those at different surfaces [14], [15], thus hole mobil-
ity of FinFETs and electron mobility of NSFETs are larger
for fully-relaxed devices. Both carrier mobility and veloc-
ity of p-type NSFETs are improved by the stress greatly,
which brings about the Ion boosts significantly (Fig. 6).
For fully-stressed ones, on the other hand, n-type NSFETs
have worse carrier mobility and velocity than do n-type
FinFETs.
To explain why the stress effects are different between
FinFETs and NSFETs, average stress values within the active
regions of the sub-7-nm node NSFETs and FinFETs are
obtained in Table 2. Active region is defined as the channel
regions within Lg controlled directly by gate. Sxx, Syy, Szz
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FIGURE 8. Stress profiles (Szz) of the sub-7-nm node FinFETs and NSFETs.
FIGURE 9. Cgg , Cinv , and Cpara components of the sub-7-nm node
FinFETs and NSFETs. The proportions of Cinv out of Cgg are also specified.
are stress components directing to the substrate, to the chan-
nel width, and to the gate length, respectively. Compressive
stress is denoted as a negative sign in convenience for the
directionality opposite to tensile stress.
P-type NSFETs have greater compressive stress of
2.53 GPa than do p-type FinFETs. P-type NSFETs have the
metal gate encircling around the NS channels entirely, which
holds the entire NS channels tightly and thus induces high
compressive stress (the left of Fig. 8). N-type NSFETs also
have this structural advantage to increase the tensile stress at
the active channel regions (the right of Fig. 8). In the same
manner, the metal gate of FinFETs holds top of the fins
mostly where high Szz are formed. About 0.2∼0.3 GPa ten-
sile stress for the Syy of NSFETs comes from the
intermixed Ge and Si during Si/Si0.7Ge0.3 multi-layer
epitaxy [16].
The reason for the small change of Ion by the stress for
n-type NSFETs in Fig. 6 can be explained by the signif-
icant decrease of Sxx. Different from p-type devices, DC
performance of n-type devices is improved by the ten-
sile stress of Szz as well as the compressive stress of
FIGURE 10. RC delay of the 10-nm node (star symbols), sub-7-nm node
FinFETs (filled) and NSFETs (empty) for all different applications.
Sxx [17]. Namely, narrow 5-nm-thick and three-stacked
NS n-type channels lessen the compressive stress of Sxx
induced by metal gate, thus reducing the stress effects to
the Ion.
Fig. 9 shows the capacitances of the sub-7-nm node
FinFETs and NSFETs. Cpara components consider both
source- and drain-side by adding each of them. Cinv val-
ues are obtained by subtracting Cpara from Cgg. Cgg of the
NSFETs are about 11 % larger than those of the FinFETs.
Almost all the Cpara components of the NSFETs are greater
than those of the FinFETs due to the greater Cov and Cof
which are directly affected by the larger Weff . Because
the gate height at the MOL is kept constant, Cco val-
ues are same as 29.6 aF between the FinFETs and the
NSFETs. P-type devices have larger Cof because of the
larger S/D dopants diffusing into the channels. The NSFETs
have larger Cjb due to their wider punch-through stopping
regions. Comparing the proportions of Cinv out of Cgg, p-
type devices are almost similar, whereas n-type NSFETs
have the larger proportions of 23 % compared to n-type
FinFETs. According as these, it is clarified that the greater
Ion of n-type NSFETs than n-type FinFETs is not because of
the carrier mobility and velocity in Fig. 7, but because of the
current drivability by the wider Weff indicated as larger Cinv
in Fig. 9.
Fig. 10 summarizes the RC delay of the FinFETs and
the NSFETs for all different applications. The sub-7-nm
node FinFETs have larger RC delay in spite of smaller
Cgg due to the critical decrease of Ion. The sub-7-nm node
devices have larger RC delay for LP applications than the
10-nm node FinFETs because of worse SCEs, but the SCEs
can be solved by increasing the channel doping with only
a slight random dopant fluctuation [8]. Under the device
scaling without additional technical process such as air-gap
spacer and lower-resistive metal-lines [2], the sub-7-nm node
NSFETs can outperform the 10-nm node FinFETs for SP
and HP applications, thus showing the scalability down to
sub-7-nm node and beyond.
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IV. CONCLUSION
DC/AC performance evaluation targeting for the sub-7-nm
node FinFETs and NSFETs was quantitatively analyzed
through fully-calibrated TCAD simulations. The conven-
tional design strategy of changing Hfin in the FinFETs is
not advisable to reduce the RC delay due to the compensat-
ing effects between Ion and Cgg. Decreasing Wfin, instead,
still boosts the Ion by improving the gate electrostatics,
but increases the process complexity as a trade-off. The
NSFETs show superior DC performance by increasing the
current drivability through larger Weff under the same foot-
print area compared to the FinFETs. Particularly, the p-type
NSFETs increase the compressive stress of Szz at the active
region, which improves the carrier mobility and velocity at
on-state, thus increasing the Ion greatly. The n-type NSFETs
have greater Ion than do n-type FinFETs not because of
the stress effects but because of larger Weff increasing cur-
rent drivability. Overall, the sub-7-nm node NSFETs show
the great potential to scaling down as well as performance
enhancement compared to the 10-nm node FinFETs for SP
and HP applications.
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